Sovia

10 Jobs Requiring Verilog

Browse all positions that list Verilog as a required or preferred skill

Field-Programmable Gate Arrays EngineerMirafra Technologies
Low Ghost Risk
Ethernet, DD$124K/yr - $196K/yr1 weeks agoActive
Mid, Senior Level
full-time
FPGA prototyping platforms
Synopsys HAPS
Synopsys ZeBu
RTL design
RTL verification
+17 more
Computer EngineeringAlignerr
Low Ghost Risk
United States (Remote)$35/hr - $60/hr1 weeks agoActive
Mid Level
contract
Computer Architecture
Embedded Systems
Digital Logic Design
Operating Systems
Assembly Language
+7 more
Senior Staff FPGA/Firmware Design EngineerMarvell Technology
Low Ghost Risk
Clara, CA$121K/yr - $182K/yr1 weeks agoActive
full-time
FPGA architecture
FPGA design
FPGA modelling
FPGA simulation
FPGA verification
+25 more
Software Engineer III, Hardware/Software Co-DesignGoogle
Low Ghost Risk
Sunnyvale, CA$147K/yr - $211K/yr1 weeks agoActive
Entry, Mid Level
full-time
C++
Python
Compute systems development
Storage systems development
Software systems development
+16 more
Firmware EngineerLHP Engineering Solutions
Low Ghost Risk
United States (Remote)$66K/yr - $115K/yr2 weeks agoActive
Entry, Mid Level
full-time
Firmware Development
FPGA Development
Verilog
VHDL
RTL Design
+8 more
HLS Design EngineerPiepeople Consulting Inc.
Low Ghost Risk
United States (Remote)$63K/yr - $111K/yr2 weeks agoActive
Mid Level
contract
C++
High Level Synthesis
Vivado
Catapult
Video codec hardware design
+3 more
Senior Power Analysis and Optimization Engineer, AI-LLM SystemsNVIDIA
Low Ghost Risk
Engineer, AI$136K/yr - $218K/yr3 weeks agoActive
Senior Level
full-time
Power Analysis
Power Optimization
Energy Consumption Understanding
Power Estimation
Low-Power Design
+14 more
Hardware EngineerNexthop AI
Low Ghost Risk
United States (Remote)$66K/yr - $115K/yr1 months agoAging
Mid Level
full-time
Hardware System Design
Circuit Board Design
High-speed SerDes
High Power ASICs
CPU Subsystems
+12 more
CPU Design EngineerJDWK, Inc.
Low Ghost Risk
United States (Remote)$125K/yr - $225K/yr1 months agoAging
Mid Level
full-time
RTL Design
SystemVerilog
Verilog
CPU Microarchitecture
RISC-V ISA
+6 more
Staff AI Solution ArchitectCognichip
Low Ghost Risk
City, CA$175K/yr - $275K/yr1 months agoAging
full-time
AI
RTL design
Verification
Verilog
SystemVerilog
+9 more

People Also Search For

Browse All SkillsBrowse Categories